 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Preliminary RF2713 QUADRATURE MODULATOR/DEMODULATOR 7 Typical Applications * Digital and Analog Receivers and Transmitters * High Data Rate Digital Communications * Spread-Spectrum Communication Systems * Interactive Cable Systems * Portable Battery-Powered Equipment Product Description The RF2713 is a monolithic integrated quadrature modulator/demodulator. The demodulator is used to recover the I and Q baseband signals from the amplified and filtered IF. Likewise, the inputs and outputs can be reconfigured to modulate I/Q signals onto an RF carrier. The RF2713 is intended for IF systems where the IF frequency ranges from 100kHz to 250MHz, and the LO frequency is two times the IF. The IC contains all of the required components to implement the modulation/ demodulation function and contains a digital divider type 90 phase shifter, two double balanced mixers, and baseband amplifiers designed to interface with Analog to Digital Converters. The unit operates from a single 3V to 6V power supply. Optimum Technology Matching(R) Applied 0.157 0.150 0.018 0.014 0.008 0.004 5 MODULATORS AND UPCONVERTERS 0.337 0.334 0.050 0.244 0.229 0.068 0.053 8 MAX 0 MIN 0.034 0.016 0.009 0.007 Package Style: SOIC-14 uSi Bi-CMOS Si BJT GaAs HBT SiGe HBT GaAs MESFET Si CMOS Features * 3V to 6V Operation * Modulation or Demodulation * IF From 100kHz to 250MHz * Baseband From DC to 50MHz * Digital LO Quadrature Divider * Low Power and Small Size I INPUT A 1 I INPUT B 2 Q INPUT A 3 Q INPUT B 4 BG OUT 5 I IF OUT 6 Q IF OUT 7 QUAD DIV. BY 2 14 VCC 13 LO INPUT 12 GND 11 GND 10 GND 9 I OUT 8 Q OUT Ordering Information RF2713 Quadrature Modulator/Demodulator RF2713 PCBA-D Fully Assembled Evaluation Board (Demodulator) RF2713 PCBA-M Fully Assembled Evaluation Board (Modulator) RF Micro Devices, Inc. 7625 Thorndike Road Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com Functional Block Diagram Rev A2 010129 7-17 RF2713 Absolute Maximum Ratings Parameter Supply Voltage IF Input Level Operating Ambient Temperature Storage Temperature Preliminary Rating -0.5 to 7.0 500 -40 to +85 -40 to +150 Unit VDC mVPP C C Caution! ESD sensitive device. RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s). Parameter Overall IF Frequency Range Specification Min. Typ. Max. Unit Condition T=25C, VCC =3.0V, IF=100MHz, LO=200MHz, FMOD =500kHz For IF frequencies below ~2.5MHz, the LO should be a square wave. IF frequencies lower than 100kHz are attainable if the LO is a square wave and sufficiently large DC blocking capacitors are used. Each input, single-ended Twice (2x) the IF frequency. For IF frequencies below ~2.5MHz, the LO should be a square wave. IF frequencies lower than 100kHz are attainable if the LO is a square wave and sufficiently large DC blocking capacitors are used. 0.1 to 250 MHz 5 MODULATORS AND UPCONVERTERS Baseband Frequency Range Input Impedance DC to 50 1200 || 1pF MHz LO Frequency Level Input Impedance 0.06 to 1 500 || 1pF VPP IFIN =28mVPP, LO=200mVPP, ZLOAD =10k Demodulator Configuration Output Impedance Maximum Output Voltage Gain 22.5 Noise Figure 50 || 1pF 1.4 20 24 24 35 Input Third Order Intercept Point (IIP3) -22 -11 -19 -8 -28 I/Q Amplitude Balance Quadrature Phase Error DC Output 2.0 DC Offset 0.1 1 800 2.4 <10 0.5 dBm dBm dB mV V mV VPP dB dB dB dB dBm dBm 25.1 Each output, IOUT and QOUT Saturated VCC =3.0V VCC =5.0V Single Sideband, IF Input of device reactively matched Single Sideband, 50 shunt resistor at IF Input VCC =3.0V, IF Input of device reactively matched VCC =3.0V, 50 shunt resistor at IF Input VCC =5.0V, IF Input of device reactively matched VCC =5.0V, 50 shunt resistor at IF Input VCC =5.0V, IF Input of device reactively matched, ZLOAD =50 2.8 100 VCC =3.0V, IOUT and Q OUT to GND VCC =5.0V, IOUT and Q OUT to GND IOUT to QOUT 7-18 Rev A2 010129 Preliminary Parameter Modulator Configuration Maximum Output Input Voltage Voltage Gain I/Q Amplitude Balance Quadrature Phase Error Carrier Suppression 200 90 6 0.1 <1 25 mVPP mVPP dB dB dBc RF2713 Specification Min. Typ. Max. Unit Condition IFIN =28mVPP, LO=200mVPP, ZLOAD =1200 Saturated Single Sideband, 1dB Gain Compression. Single Sideband Unadjusted. Carrier Suppression may be optimized further by adjusting the DC offset level between the A and B inputs. Sideband Suppression 30 2.7 to 6 8 8 10 12 dBc V mA mA Operating limits VCC =3.0V VCC =5.0V Power Supply Voltage Current 5 MODULATORS AND UPCONVERTERS Rev A2 010129 7-19 RF2713 Pin 1 Function I INPUT A Description (Demodulator Configuration) When the RF2713 is configured as a Quadrature Demodulator, both mixers are driven by the IF. Whether driving the mixers single-endedly (as shown in the application schematic) or differentially, the A Inputs (pins 1 and 3) should be connected to each other. Likewise, both B Inputs (pins 2 and 4) should be connected to each other. This ensures that the IF will reach each mixer with the same amplitude and phase, yielding the best I and Q output amplitude and quadrature balance. Note that connecting the inputs in parallel changes the input impedance (see the Gilbert Cell mixer equivalent circuit). The single-ended input impedance (as shown in the application circuit) becomes 630, but in the balanced configuration, the input impedance would remain 1260. The mixers are Gilbert Cell designs with balanced inputs. The equivalent schematic for one of the mixers is shown on the following page. The input impedance of each pin is determined by the 1260 resistor to VCC in parallel with a transistor base. Note from the schematic that all four input pins have an internally set DC bias. For this reason, all four inputs (pins 1 through 4) should be DC blocked. The capacitance values of the blocking capacitors is determined by the IF frequency. When driving single-endedly, both the series (pins 1 and 3) and shunt (pins 2 and 4) blocking capacitors should be low impedances, relative to the 630 input impedance. Same as pin 1, except complementary input. Same as pin 1, except Q Buffer Amplifier. Same as pin 3, except complementary input. Band Gap voltage reference output. This voltage output is held constant over variations in supply voltage and operating temperature and may be used as a reference for other external circuitry. This pin should not be loaded such that the sourced current exceeds 1mA. This pin should be bypassed with a large (0.1F) capacitor. This pin is not used in the Demodulator Configuration, but must be connected to VCC in order to properly bias the I mixer. Same as pin 6, except Q mixer. Preliminary Interface Schematic VCC VCC 1260 INPUT A 1260 INPUT B 5 MODULATORS AND UPCONVERTERS 2 3 4 5 I INPUT B Q INPUT A Q INPUT B BG OUT See pin 1. See pin 1. See pin 1. 6 7 8 I IF OUT Q IF OUT Q OUT IF OUT Same as pin 6. 9 10 11 12 I OUT GND GND GND Q Mixer's Baseband Output. This pin is NOT internally DC blocked and VCC has DC present due to internal biasing. This is an emitter-follower type output with an internal 2k pull-down resistor. Even though the AC output impedance is ~50, this pin is intended to drive only high impedI/Q OUT ance loads such as an opamp or an ADC. The output transistor is NOT 2 k biased such that it can drive a large signal into a 50 load. DC coupling of this output is permitted provided that the DC impedance to ground, which appears in parallel with the internal pull-down resistor, is significantly greater than 2k. Same as pin 8, except Q Mixer's Baseband Output. Same as pin 8. Ground connection. Keep traces physically short and connect immediately to ground plane for best performance. Same as pin 10. Same as pin 10. 7-20 Rev A2 010129 Preliminary Pin 13 Function LO INPUT Description (Demodulator Configuration) High impedance, single-ended modulator LO input. The LO applied to this pin is frequency divided by a factor of 2 and becomes the "Carrier". For direct demodulation, the Carrier is equal in frequency to the center of the input IF spectrum (except in the case of SSB/SC). The input impedance is determined by an internal 500 bias resistor to VCC. An external blocking capacitor should be provided if the pin is connected to a device with DC present. Matching the input impedance is typically achieved by adding a 51 resistor to ground on the source side of the AC coupling capacitor. For the LO input, maximum power transfer is not critical. The internal LO switching circuits are controlled by the voltage, not power, into the part. In cases where the LO source does not have enough available voltage, a reactive match (voltage transformer) can be used. The LO circuitry consists of a limiting amplifier followed by a digital divider. The limiting amp ensures that the flip-flop type divider is driven with a square wave over a wide range of input levels. Because the flip-flop uses the rising and falling edges of the limiter output, the quadrature accuracy of the Carrier supplied to the mixers is directly related to the duty cycle, or equivalently to the even harmonic content, of the input LO signal. In particular, care should be taken to ensure that the 2xLO level input to this pin is at least 20dB below the LO level. Otherwise, the LO input is not sensitive to the type of input wave form, except for IF frequencies below ~2.5MHz, in which case the LO input should be a square wave, in order to ensure proper triggering of the flip-flops. IF frequencies below 100kHz are attainable if the LO is a square wave and sufficiently large DC blocking capacitors are used. Voltage supply for the entire device. This pin should be well bypassed at all frequencies (IF, LO, Carrier, Baseband) that are present in the part. RF2713 Interface Schematic VCC VCC 500 LO IN 500 5 MODULATORS AND UPCONVERTERS 14 VCC Rev A2 010129 7-21 RF2713 Pin 1 Function I INPUT A Description (Modulator Configuration) When the RF2713 is configured as a Quadrature Modulator, each mixer is driven by an independent baseband modulation channel (I and Q). The mixers can be driven single-endedly (as shown in the modulator application circuit) or differentially. When driving single-endedly, the B Inputs (pins 2 and 4) should be connected to each other. This ensures that the baseband signals will reach each mixer with the same DC reference, yielding the best carrier suppression. Note that the input impedance changes according to the drive mode (see the mixer equivalent circuit on the previous page). The single-ended input impedance (as shown in the modulator application circuit) is 1200 for each of the two inputs. In the balanced configuration, the input impedance would be 2400 for each of the two inputs. The mixers are Gilbert Cell designs with balanced inputs. The equivalent schematic for one of the mixers is shown on the previous page. The input impedance of each pin is determined by the 1200 resistor to VCC in parallel with a transistor base. Note from the schematic that all four input pins have an internally set DC bias. For this reason, all four inputs (pins 1 through 4) should be DC blocked. The capacitance values of the blocking capacitors is determined by the baseband frequency. When driving single-endedly, both the series (pins 1 and 3) and shunt (pins 2 and 4) blocking capacitors should be low impedances, relative to the input impedance. Preliminary Interface Schematic VCC VCC 1260 INPUT A 1260 INPUT B 5 MODULATORS AND UPCONVERTERS 2 3 4 5 I INPUT B Q INPUT A Q INPUT B BG OUT DC bias voltages may be supplied to the inputs pins, if required, in order to increase the amount of carrier suppression. For example, the DC levels on the reference inputs (pins 2 and 4) may be offset from each other by adding different resistor values to ground. These resistors should be larger than 2k. Note from the mixer schematic that all four input pins have an internally set DC bias. If DC bias is to be supplied, the allowable ranges are limited. For 5V applications, the DC reference on both I pins or both Q pins must not go below 2.7VDC, and in no case should the DC voltage on any of the four pins go below 2.0VDC or above 5.5VDC. IF a DC reference is to be supplied, the source must also be capable of sinking current. If optimizing carrier suppression further is not a concern, it is recommended that all four inputs (pins 1 through 4) be DC blocked. Same as pin 1, except complementary input. See pin 1. Same as pin 1, except Q Buffer Amplifier. Same as pin 3, except complementary input. Band Gap voltage reference output. This voltage output is held constant over variations in supply voltage and operating temperature and may be used as a reference for other external circuitry. This pin should not be loaded such that the sourced current exceeds 1mA. This pin should be bypassed with a large (0.1F) capacitor. Connecting pins 6 and 7 to each other accomplishes the summing function of the upconverted I and Q channels. In addition, because these outputs are open collector type, they must be connected to VCC in order to properly bias the Gilbert Cell mixers. Maximum gain and output power occur when the load on these two pins is ~1200. In most applications the impedance of the next stage will be lower and a reactive impedance transforming match should be used if maximum gain and output level are of concern. Biasing, DC blocking, and impedance transformation can simultaneously be achieved with the shunt-L / series-C topology shown in the Application Circuit. The inductance and capacitance values are chosen to achieve a specific impedance transforming ratio at a specific IF frequency. For applications where the gain is not as critical, a 1200 resistor may be added in parallel with a choke inductor in place of the matching inductor. If neither gain nor output level is critical, the inductor may be replaced with a resistor that sets the desired source impedance to drive the next stage. If the next stage is an "open" at DC, the blocking capacitor may be eliminated. See pin 1. See pin 1. 6 I IF OUT IF OUT 7-22 Rev A2 010129 Preliminary Pin 7 8 Function Q IF OUT Q OUT Description (Modulator Configuration) Same as pin 6, except complementary input. RF2713 Interface Schematic Same as pin 6. 9 10 11 12 13 I OUT GND GND GND LO INPUT Pins 8 and 9 are not used in a normal quadrature modulator applicaVCC tion, and are left unconnected. Note, however, that the outputs of each of these pins are independent upconverted I and Q channels. These signals may be useful in other applications where independent IF chanI/Q OUT nels are needed. Also note that these outputs are optimized as base2 k band outputs for the demodulator configuration. As a result, the gain rolls-off quickly with increasing frequency. This gain roll-off will limit the usefulness of these pins as independent I and Q upconverters. If these outputs are to be used, please refer to the Demodulator pin descriptions regarding load impedances. Same as pin 8, except Q Mixer's Output. Same as pin 8. Ground connection. Keep traces physically short and connect immediately to ground plane for best performance. Same as pin 10. Same as pin 10. High impedance, single-ended modulator LO input. The LO applied to this pin is frequency divided by a factor of 2 and becomes the "Carrier". For modulation, the Carrier is the center of the modulated output spectrum (except in the case of SSB/SC). The input impedance is determined by an internal 500 bias resistor to VCC. An external blocking capacitor should be provided if the pin is connected to a device with DC present. Matching the input impedance is typically achieved by adding a 51 resistor to ground on the source side of the AC coupling capacitor. For the LO input, maximum power transfer is not critical. The internal LO switching circuits are controlled by the voltage, not power, into the part. In cases where the LO source does not have enough available voltage, a reactive match (voltage transformer) can be used. The LO circuitry consists of a limiting amplifier followed by a digital divider. The limiting amp ensures that the flip-flop type divider is driven with a square wave over a wide range of input levels. Because the flip-flop uses the rising and falling edges of the limiter output, the quadrature accuracy of the Carrier supplied to the mixers is directly related to the duty cycle, or equivalently to the even harmonic content, of the input LO signal. In particular, care should be taken to ensure that the 2xLO level input to this pin is at least 20dB below the LO level. Otherwise, the LO input is not sensitive to the type of input wave form, except for IF frequencies below ~2.5MHz, in which case the LO input should be a square wave, in order to ensure proper triggering of the flip-flops. IF frequencies below 100kHz are attainable if the LO is a square wave and sufficiently large DC blocking capacitors are used. Voltage supply for the entire device. This pin should be well bypassed at all frequencies (IF, LO, Carrier, Baseband) that are present in the part. VCC VCC 5 500 LO IN 500 14 VCC Rev A2 010129 7-23 MODULATORS AND UPCONVERTERS RF2713 Gilbert Cell Mixer Equivalent Circuit IF+ IF- Preliminary LO/2+ LO/2- I/Q INPUT B I/Q INPUT A 5 MODULATORS AND UPCONVERTERS 7-24 Rev A2 010129 Preliminary RF2713 VCC 10 nF IF IN 51 1 2 3 10 nF 4 10 nF 5 6 7 10 9 8 I OUT Q OUT 11 QUAD DIV. BY 2 14 100 nF 13 12 51 LO 100 nF Application Schematic - Demodulator Configuration VCC 5 MODULATORS AND UPCONVERTERS Application Schematic - Modulator Configuration VCC 100 nF BASEBAND I 51 100 nF BASEBAND Q 51 100 nF 4 100 nF 5 6 IF OUT 7 1 K VCC 10 9 8 11 3 1 2 QUAD DIV. BY 2 14 10 nF 13 12 51 LO 100 nF 10 nF Rev A2 010129 7-25 RF2713 (Download Bill of Materials from www.rfmd.com.) C5 0.1 uF J1 IF IN 50 strip C1 0.1 uF 1 R1 50 C2 0.1 uF 2 3 4 5 QUAD DIV. BY 2 14 Preliminary Evaluation Board Schematic - Demodulator Configuration VCC 50 strip J4 LO 13 12 11 10 9 50 strip 8 50 strip C4 0.1 uF R2 50 5 MODULATORS AND UPCONVERTERS VCC P1 1 2 P1-3 3 C3 0.1 uF J3 I OUT J2 Q OUT 6 7 NC GND VCC 2713401- CON3 Evaluation Board Schematic - Modulator Configuration C6 0.1 uF J1 I 50 strip C1 0.1 uF 1 R2 50 C2 0.1 uF R1 50 2 3 4 5 C4 0.1 uF 6 7 R3 1 k VCC 2713400- 14 50 strip QUAD DIV. BY 2 13 12 11 P1 10 9 8 C5 0.1 uF R4 50 VCC J4 LO J2 Q 50 strip C3 0.1 uF P1-1 1 2 3 CON3 VCC GND NC J3 IF OUT 50 strip 7-26 Rev A2 010129 Preliminary RF2713 Evaluation Board Layout Demodulator Configuration (2713 PCBA-D) Board Size 2.0" x 2.0" Board Thickness 0.031", Board Material FR-4 5 MODULATORS AND UPCONVERTERS Rev A2 010129 7-27 RF2713 Preliminary Evaluation Board Layout Modulator Configuration (2713 PCBA-M) Board Size 2.0" x 2.0" Board Thickness 0.031", Board Material FR-4 5 MODULATORS AND UPCONVERTERS 7-28 Rev A2 010129 |
Price & Availability of RF2713
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |